Abstract: This paper presents a fully scalable methodology for SiC gate-driver design that combines fan-out-based device sizing with a modular, PCell-based layout ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback